Du er her:
Bog, hæftet Designing Vlsi Network Nodes to Reduce Memory Traffic in a Shared Memory Parallel Computer (Classic Reprint) af Susan Dickey

Designing Vlsi Network Nodes to Reduce Memory Traffic in a Shared Memory Parallel Computer (Classic Reprint)

(Bog, hæftet)

Kunder (0 anmeldelser)

Excerpt from Designing Vlsi Network Nodes to Reduce Memory Traffic in a Shared Memory Parallel Computer

In an actual hardware implementation, single cycle access to globally shared memory cannot be achieved. For any technology there is a limit, say b, on the number of signals... Læs mere

Excerpt from Designing Vlsi Network Nodes to Reduce Memory Traffic in a Shared Memory Parallel Computer

In an actual hardware implementation,... Læs mere

Produktdetaljer:

Sprog:
Engelsk
ISBN-13:
9781333937294
Sideantal:
32
Udgivet:
01-10-2016
Vis mere

Sæt bog på liste

  • Bogliste

Leveringstid
5-7 hverdage
Leveres senest
28-08-2017

kr. 159,95
Fragt
kr. 29,95

kr. 129,95
Fri fragt

Du tilmelder dig Saxo Plusmedlemskab til 69 kr. hver måned. Se hvordan du sparer tre måneders Plusmedlemskab her

Til dig, der elsker bøger

Læs mere om Plusmedlemskab
Op til 70% rabat Fri fragt
Udvidet returret Ingen binding


Forlagets beskrivelse
Excerpt from Designing Vlsi Network Nodes to Reduce Memory Traffic in a Shared Memory Parallel Computer

In an actual hardware implementation, single cycle access to globally shared memory cannot be achieved. For any technology there is a limit, say b, on the number of signals that one can fan in at once. Thus, if N processors are to access even a single bit of shared memory, the shortest access time possible is log, N. Hardware achieving this logarithmic access time, even when many processors simultaneously access a single cell, has been designed, but does not use ofi the shelf components. A custom vlsi design is needed for the switching components used in the processor to memorv interconnection network.

This network adds significantly to the size of the machine and to its replication costs. For N processors and N memory modules, nlogn switching components are required. This results in an inherently lower peak performance than that ofa design of equivalent size in which the processors themselves act as switching components without globally shared memory. For any metric (dollars, cubic feet, btus, etc.) the shared memory design with a connection network will contain fewer processors or memory cells than a private memory design with only wires connecting the processors.

About the Publisher

Forgotten Books publishes hundreds of thousands of rare and classic books. Find more at www.forgottenbooks.com

This book is a reproduction of an important historical work. Forgotten Books uses state-of-the-art technology to digitally reconstruct the work, preserving the original format whilst repairing imperfections present in the aged copy. In rare cases, an imperfection in the original, such as a blemish or missing page, may be replicated in our edition. We do, however, repair the vast majority of imperfections successfully; any imperfections that remain are intentionally left to preserve the state of such historical works.

Kundernes boganmeldelser af Designing Vlsi Network Nodes to Reduce Memory Traffic in a Shared Memory Parallel Computer (Classic Reprint)

Anmeld bogen og vær med i konkurrencen om gavekort – læs mere her.

Der er ingen anmeldelser af Designing Vlsi Network Nodes to Reduce Memory Traffic in a Shared Memory Parallel Computer (Classic Reprint)

for at skrive en anmeldelse.

Bogens kategori:

Din personlige bogassistent

Han følger dig rundt og finder nye anbefalinger, baseret på de bøger du kigger på.

Skjul bogassistenten

Få løbende anbefalinger fra din personlige bogassistent, mens du kigger rundt her på siden.